ABSTRACT This paper presents the design and the experimental results of a sub 0.5 V bulk-driven (BD) current conveyor (CCII) using 0.18 µm TSMC CMOS technology with a total chip area of 0.0134 mm 2 . All transistors are biased in the subthreshold region for low-voltage low-power operation and the input transistors are controlled from their bulk terminals for rail-to-rail input voltage range. The circuit is designed to work with voltage supply (V DD = 0.3V), which is much lower than the threshold voltage of the MOS transistor (V TH =0.5V) while consuming 19 nW of power. The measurement results confirm the proper function of the proposed circuit.
I. INTRODUCTION
Extremely low-voltage (LV) and low-power (LP) CMOS circuits have found a number of applications in contemporary portable and implantable electronic systems. In the last decades, various circuit techniques have been developed to overcome the design constraints associated with LV operation [1] . One of the techniques which attracted considerable attention in recent years depends on the application of subthreshold-biased bulk-driven (BD) MOS transistors, which allows designing circuits supplied with sub 0.5 V supply and rail-to-rail signal swing [2] , [3] .
The second generation current-conveyor (CCII) is a useful current-mode building block which has found a number of applications in low-voltage systems [4] - [11] . In the last years several low-voltage low-power CCIIs have been presented in the literature, for instance a CCII based on bulk-driven folded cascode OTA with ± 0.4 V voltage supply and 64 µW power consumption has been presented in [7] , a CCII based on floating-gate folded cascode OTA with ± 0.5 V voltage supply and 10 µW power consumption has been presented in [8] , a CCII based on bulk-driven voltage follower with 0.5 V voltage supply and 30 µW power consumption has been presented in [9] , a gate-driven CCII using adaptive biasing technique with ±0.75 V voltage supply and 150 nW power consumption has been presented in [10] , a gate-driven subthreshold CCII with 0.4 V voltage supply and 1.8 µ W power
The associate editor coordinating the review of this manuscript and approving it for publication was Mitra Mirhassani. consumption has been presented in [11] . The performance of the all above mentioned LV LP CCIIs were confirmed by simulation only. This paper presents a new solution for a LV/LP BD CCII that can operate from V DD of 0.3 V, while consuming only 19 nW of power and offering a rail-to-rail signal swing at the same time. The ultra-low V DD has been achieved thanks to the use of a BD non-tailed differential amplifier. Moreover, the structure shows an improved 3-dB bandwidth of a current gain and can operate without any compensation capacitance, even for large loading capacitances, while offering precise voltage and current gain values at the same time.
The rest of the paper is organized as follows. In section II, the structure of the proposed bulk-driven CCII is described. Section III presents the experimental results. Finally, the conclusions are given in section IV.
II. BULK-DRIVEN CCII
The proposed positive CCII, as shown in Fig. 1 , is based on two outputs op-amp operating in unity-gain feedback configuration that ensure V Y = V X and I Z = I X . The schematic of the proposed CCII is shown in Fig. 2 . The circuit consists of a precise Y-X voltage follower (M 1 -M 3 , M 5 -M 8 ) and an additional current repetition circuit (M 4 , M 9 ), that creates the unity-gain current amplifier and the Z output of the conveyor. The voltage follower was first proposed and validated by simulations in [12] . Let us remind briefly its principle of operation. The circuit can be considered as a simple two-stage op-amp operating in a unity-gain feedback configuration.
Transistors M 1 and M 2 form a simple non-tailed differential amplifier loaded by the current sinks M 6 and M 7 . The second stage of the internal op-amp is created by the transistor M 3 loaded by the current sink M 8 . The bulk terminals of M 2 and M 3 are shorted together and connected to the output of the op-amp. Such a connection closes a negative feedback loop, thus creating a unity-gain voltage buffer. Note, that shorting together the bulk terminals of M 2 and M 3 ensures that the threshold voltages of the two transistors are changing in the same way with the input signal. This improves the accuracy of the voltage gain. Without this connection the internal op-amp would have poor CMRR performance, which would affect the accuracy of the voltage gain of the resulting voltage follower, causing its value to be greater than unity. It is worth mentioning that the CCII can be simply extended to have multiple outputs with both polarities by using the crosscoupled current mirror technique.
The minimum supply voltage of the CCII can be expressed as follows:
where V DSsat is the saturation voltage of an MOS transistor. Assuming V SG2,3,4 =V DSsat in a weak inversion region the minimum V DD can be as low as 2V DSsat (ca. 200 mV). In practical realizations however, the minimum V DD has to be slightly increased due to the process/temperature variations and signal swing. Nevertheless, the minimum V DD is around 1/3 lower as compared to traditional solutions based on long tail differential pairs. Neglecting the parasitic pole associated with the drain/gate node of M 2 : (2) namely assuming that the pole is located well above the gain bandwidth product (GBW) of the internal op-amp, the voltage gain of the follower can be expressed as:
where:
and:
where C 1 , r 1 are the output capacitance and resistance of the first stage of the op-amp, and C x is the capacitance of the X terminal.
As it can be concluded from the above equations it is relatively easy to provide stable operation of the follower even for large C x and without any compensation capacitance inside the feedback loop, which is beneficial for silicon area. The quality factor Q is relatively low for ω 1 < ω 2 , i.e. for small capacitance C x , then it increases with increasing C x (decreasing ω 2 ), achieves its maximum for ω 2 = ω 1 /(1+g m1 r 1 ), which is equal to Q max =(1+g m1 r 1 ) 1/2 /2 and then again starts to decrease. Thus, the circuit can operate even for very large C x without any compensation capacitance, provided that the resulting slew-rate (SR) and Q max will be sufficient for a given application.
The ease of frequency compensation may be attributed to the low open-loop voltage gain of the internal op-amp, which is lowered by the bulk-drain connection of M 3 .
For ω 1 << ω 2 , the 3-dB frequency of the Y-X follower may be approximated as:
Assuming g m1 /g mb1 =g m2 /g mb2 , the dc voltage gain of the follower can be expressed as:
where A eq is the voltage gain of an equivalent op-amp operating in a voltage follower configuration, which is given by [12] :
where g o1 =g ds1 +g ds6 and g o3 =g ds3 +g ds8 . As it can be concluded from the above equation, the dc voltage gain of the Y-X follower is close to the voltage gain of the follower based on the unloaded two-stage internal op-amp, despite the drain-bulk connection in M 3 . Even though the value of A eq is subject to transistor mismatch, the voltage gain error VOLUME 7, 2019 with respect to unity can be maintained much below 1% for reasonable transistor sizes [12] . The output resistance of the voltage follower (i.e. the resistance R x of the CCII) can be approximated as: (11) thus, it is equal to the reciprocal value of the transconductance g m3 multiplied by the voltage gain of the input differential amplifier. Since the output resistance of the Z terminal is equal to R z =1/g o4 , where g o4 =g ds4 +g ds9 , then the R z /R x ratio is given by: (12) and can exceed 10 3 / . Given that V z =V x , the dc current gain I z /I x is equal to the ratio of transconductances g m4 /g m3 and is equal to unity as long as transistor mismatch is not considered.
Another interesting property of the proposed structure of the BD CCII is that the 3-dB frequency of the current amplifier can be much larger than the GBW product of an internal op-amp. This may be attributed to the additional feedforward path from X to Z terminals, through the bulk terminal of M 4 . Since the bulks of M 3 and M 4 are shorted together, the two transistors form a BD current mirror which can transfer a current even for frequencies much above the GBW of the internal op-amp. Hence, the 3-dB frequency of the current amplifier for the Z terminal shorted to ground for ac signals and the X input excited with an ideal current source can be approximated as:
where C x is the total capacitance associated with the X terminal of the CCII. The input referred thermal noise of the considered CCII is determined by the input noise of the input differential amplifier (M 1 , M 2 , M 6 , M 7 ) and can be approximated as:
where n is the subthreshold slope factor (assumed identical for p-and n-channel transistor), k is the Boltzmann constant and T is the temperature. 
III. EXPERIMENTAL RESULTS
The proposed BD-CCII has been implemented in a standard 0.18 µm CMOS process from TSMC (V TH ≈+/−0.5 V). The chip microphotograph is shown in Fig. 3 with total chip area of 0.0134 mm 2 . The circuit was designed for V DD = 0.3 V, I B = 2.5 nA, nevertheless it can operate also from larger V DD (up to 0.5 V) and larger biasing currents (up to around 100 nA), which would result in larger bandwidth. The value of the maximum biasing current depends on the V DD /V TH ratio, therefore, using processes with lower V TH the biasing current could be significantly increased. In this design, the biasing current has been adjusted to obtain minimum V DD for the given V TH voltages, while taking into account also the possible process and temperature variations. The transistor channel lengths were chosen relatively large in order to decrease their output conductances and consequently improve the accuracy of the dc voltage and current gains and the R z /R x ratio. The W/L ratios are also relatively large, to decrease the V GS voltages of transistors for the given biasing currents, as well as to decrease their flicker noise and offset.
Once the channel lengths were set, the channel widths were determined during the simulation phase to meet the requirement |V GSqi | ≈ V DD /2, where V GSqi is the quiescent gate-source voltage of the i-th MOS transistor (i=1-9). This ensures the largest voltage headroom for possible process/temperature variations and signal swing. The biasing currents of the input differential amplifier were set to ensure sufficiently low Y input referred thermal noise of the CCII. The proportions of currents I D3 /I D1,2 were determined to ensure sufficient stability margin for the assumed load capacitance of the X terminal (sufficient value of g mb3 ). For the given W/L ratios the parasitic pole associated with the drain/gate node of M 2 was much above the 3-dB frequency of the Y-X voltage follower, hence, its impact was negligible. Finally, the results of MC and noise analyses showed that the assumed transistor channel areas were sufficiently large to provide acceptable levels of input referred flicker noise, offsets and the voltage/current gains accuracies.
Selected post-layout simulation and measured results of the proposed BD-CCII are shown in Figs. 4-10 . For the purpose of measurement a symmetrical supply voltage of +/ − 0.15 V was used. Fig. 4 shows the measured magnitude response of the voltage follower (V X /V Y ) using the Vector Network Analyzer Bode 100. The dc voltage gain was -11 mdB (0.9987 V/V), which corresponds to the accuracy provided by a 57.7 dB op-amp operating in a unity-gain feedback configuration. This confirms experimentally, that a high-precision voltage follower can be realized using relatively low voltage gain of the internal op-amp.
The 3-dB cutoff frequency was 4.1 kHz, while the estimated Q factor (see (7)) was around 1.25. Note, that the above results were achieved for relatively large C x (30 pF) and without any compensation capacitance, that confirms theoretical predictions. Fig. 5 shows the histogram of the DC voltage and current gains of the CCII based on Monte Carlo analysis (200 runs). The standard deviation was 11.9 mdB and 80.7 mdB for the voltage and current gain, respectively. Note, that the maximum error of a voltage gain was 40 mdB (0.46 %), which is still acceptable in many applications. The maximum error of a current gain was larger and equal to around 2 %. Fig. 6 shows the simulated DC current error (I Z − I X ) versus the input current I X . The current error was below 18 pA for I X in range of ±20 nA. Fig. 7 shows the histogram of the DC current error based on Monte Carlo (200 runs). The standard deviation was 251 pA. Figs. 6 and 7 confirm acceptable current tracking accuracy. Fig. 8 shows the measured DC transfer characteristic of the Y-X voltage follower and the voltage error. The voltage error was ranging from -8.7 mV to 14.6 mV for V Y ranging from 150 mV to -150 mV respectively (i.e. rail-to-rail).
The measured sine-wave response of the follower with the input sine-wave of 300 mV peak-to-peak value (rail-to-rail) and 100-Hz frequency is shown in Fig. 9 . The THD was below 1% for V Y < 246 mV pp . Fig. 10 shows the measured step response of the BD-CCII when a 250 mV peak-to-peak and 100 Hz square wave was applied to the Y terminal. The slew rate SR+ was 2V/ms and SR-was 0.66 V/ms. The SR was limited mainly by the class A output stage, therefore it is unsymmetrical. This disadvantage could be overcome applying a class AB output stage. Table 1 shows the worst case performances of the BD-CCII over process and temperature variation. The process corners for MOS transistor were fast-fast (FF), fast-slow (FS), slow-fast (SF) and slow-slow (SS); and the temperature corners were -10 • C, 27 • C and 70 • C. The results in Table 1 confirm the robustness of the design over process and temperature corners. Table 2 summarizes the measured results of the proposed BD-CCII for V DD = 0.3 V and 0.5 V and compare them with other LV LP CCIIs. The proposed BD-CCII offers the lowest voltage supply and power consumption and the highest V TH /V DD and V in−max /V DD ratios. As it was predicted theoretically, the 3-dB bandwidth of the current gain was much larger than the 3-dB frequency of the voltage gain. The input current range was limited by the biasing current of M 3 (M 4 ). The thermal noise was dominant for frequencies larger than around 5 Hz. The R Z /R X ratio for the considered CCII was around 1.7E3, which seems to be sufficient for many applications. Note, that the larger value of V DD (larger V DD /V TH ratio) allows increasing both, the voltage and the current gain bandwidth, since larger biasing currents are possible. Therefore, applying the low V TH CMOS processes, one could achieve much higher frequency range using the same structure. In such a case also the cascode/self cascode connections could be used, thus further improving the accuracy of the resulting CCII.
Note, that the CCII is suitable to serve in portable or implementable biomedical applications (e.g. filters, oscillators, amplifiers) where the frequency range of the biological signals is from sub-hertz up to 10 kHz and the low-voltage supply low-power consumption are the main demand.
IV. CONCLUSION
The paper presents the measured results for an ultra-low voltage low-power CCII based on bulk-driven technique. The proposed structure is simple and capable to work with 0.3 V supply while consuming 19 nW of power. The very low minimum V DD was achieved thanks to the application of non-tailed differential stage. The circuit offers good accuracy of the voltage gain with relatively low dc voltage gain of an internal op-amp, which allows neglecting a compensation capacitance even for large capacitance C x . The 3-dB frequency of the current gain is increased due to the additional feedforward path, which is an additional advantage of the proposed structure. The measured results are close to the simulated ones and confirm the attractive features of the proposed circuit. 
